



# LEADING AT THE EDGE

TECHNOLOGY AND MANUFACTURING DAY

# MOORE'S LAW LEADERSHIP

MARK BOHR

Intel Senior Fellow, Technology and Manufacturing Group  
Director, Process Architecture and Integration

# DISCLOSURES

Intel Technology and Manufacturing Day 2017 occurs during Intel's "Quiet Period," before Intel announces its 2017 first quarter financial and operating results. Therefore, presenters will not be addressing first quarter information during this year's program.


Statements in this presentation that refer to forecasts, future plans and expectations are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "goals," "plans," "believes," "seeks," "estimates," "continues," "may," "will," "would," "should," "could," and variations of such words and similar expressions are intended to identify such forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Such statements are based on management's expectations as of March 28, 2017, and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in these forward-looking statements. Important factors that could cause actual results to differ materially from the company's expectations are set forth in Intel's earnings release dated January 26, 2017, which is included as an exhibit to Intel's Form 8-K furnished to the SEC on such date. Additional information regarding these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Forms 10-K, 10-Q and 8-K reports may be obtained by visiting our Investor Relations website at [www.intc.com](http://www.intc.com) or the SEC's website at [www.sec.gov](http://www.sec.gov).

# KEY MESSAGES

- Intel leads the industry in introducing innovations that enable scaling
- Hyper scaling on Intel 14 nm and 10 nm provides better-than-normal scaling while continuing to reduce cost per transistor
- Intel's 14 nm technology has ~3 year lead over other "10 nm" technologies with similar logic transistor density
- Intel's 10 nm technology provides industry-leading logic transistor density using a quantitative density metric
- Enhanced versions of 14 nm and 10 nm provide improved performance and extend the life of these technologies


**Moore's Law is alive and well at Intel**

# INTEL INNOVATION LEADERSHIP



**Intel leads the industry by at least 3 years in introducing major process innovations**

# INTEL INNOVATION LEADERSHIP




Strained Silicon




**Intel leads the industry by at least 3 years in introducing major process innovations**




# INTEL INNOVATION LEADERSHIP



Strained Silicon




High-k Metal Gate




**Intel leads the industry by at least 3 years in introducing major process innovations**


# INTEL INNOVATION LEADERSHIP




Strained Silicon



High-k Metal Gate



Self Align Via



Strained Silicon  
>3 years later


High-k Metal Gate  
>3 years later

Self Align Via  
>3 years later


**Intel leads the industry by at least 3 years in introducing major process innovations**




# INTEL INNOVATION LEADERSHIP




Strained Silicon




High-k Metal Gate



Self Align Via




FinFET Transistor




**Intel leads the industry by at least 3 years in introducing major process innovations**




# INTEL INNOVATION LEADERSHIP




Strained Silicon




High-k Metal Gate




Self Align Via



FinFET Transistor



Hyper Scaling



Strained Silicon

>3 years later

High-k Metal Gate

>3 years later

Self Align Via

>3 years later

FinFET Transistor

>3 years later


Hyper Scaling

~3 years later


**Intel leads the industry by at least 3 years in introducing major process innovations**




# INTEL INNOVATION LEADERSHIP




Strained Silicon




High-k Metal Gate




Self Align Via




FinFET Transistor



Hyper Scaling




Hyper Scaling




**Intel leads the industry by at least 3 years in introducing major process innovations**


# INTEL INNOVATION LEADERSHIP




Strained Silicon




High-k Metal Gate




Self Align Via




FinFET Transistor



Hyper Scaling



Hyper Scaling



**Intel developed all the major logic process innovations used by our industry over the past 15 years**



# INDUSTRY RECOGNITIONS



## 2008 SEMI AWARD FOR NORTH AMERICA

“For integration of strain-enhanced mobility techniques for CMOS transistors”



## 2012 SEMI AWARD FOR NORTH AMERICA

“For the first development, integration and introduction of a successful high-k dielectric and metal electrode gate stack for CMOS IC production”



## 2015 SEMI AWARD FOR NORTH AMERICA



“For implementation of bulk CMOS FinFET production”



## 2016 IEEE CORPORATE INNOVATION AWARD

“For pioneering the use of high-k metal gate and tri-gate transistor technologies in high-volume manufacturing”



# LOGIC AREA SCALING



**Traditional logic area scaling was ~0.49x per generation using a “gate pitch x cell height” metric**




# LOGIC AREA SCALING



... but “gate pitch x cell height” is not a comprehensive transistor density metric


# LOGIC TRANSISTOR DENSITY METRIC



$$0.6 \times \frac{\text{NAND2 Tr Count}}{\text{NAND2 Cell Area}} + 0.4 \times \frac{\text{Scan Flip Flop Tr Count}}{\text{Scan Flip Flop Cell Area}} = \# \text{ Transistors / mm}^2$$


**Standard NAND+SFF metric is a more accurate estimate of logic transistor density**

# LOGIC TRANSISTOR DENSITY




**Logic transistor density improvement was ~2.2x per generation using NAND+SFF metric**

# LOGIC TRANSISTOR DENSITY



**14 nm hyper scaling provided ~2.5x transistor density improvement**


# LOGIC TRANSISTOR DENSITY



**10 nm hyper scaling provides ~2.7x transistor density improvement**




# LOGIC TRANSISTOR DENSITY



**Transistor density improvements continue at a rate of ~doubling every 2 years**




# LOGIC TRANSISTOR DENSITY



**Logic node names should be accompanied with logic transistor density**


# LOGIC TRANSISTOR DENSITY



**Other measured transistor densities using same NAND+SFF metric**




# LOGIC TRANSISTOR DENSITY




**Rate of density improvement was slow on other 20/16/14 nm technologies**

# LOGIC TRANSISTOR DENSITY




**Intel 14 nm has ~1.3x higher transistor density than other 20/16/14 nm**

# LOGIC TRANSISTOR DENSITY



**Other “10 nm” technologies will have density similar to Intel 14 nm, but ~3 years later**

# LOGIC TRANSISTOR DENSITY



**Logic node names should be accompanied with logic transistor density**



# MOORE'S LAW IS A LAW OF ECONOMICS

## LOWER COST

Same circuitry in  
half the space  
(Feature Neutral)

OR


## MORE FUNCTIONALITY ( more transistors )

Twice the number  
of transistors in  
same space

**MOORE  
COST SAVINGS**


**MOORE  
PERFORMANCE**

# MICROPROCESSOR DIE AREA SCALING




**Normal microprocessor die area scaling has been ~0.62x per generation**

# MICROPROCESSOR DIE AREA SCALING




**Hyper scaling delivers 0.46-0.43x die area scaling on 14 nm and 10 nm**


# COST PER TRANSISTOR



X




||




**Normal scaling would have provided poor CPT improvements**


# COST PER TRANSISTOR



X




||




**Normal scaling + 450 mm wafers would have provided better CPT**


# COST PER TRANSISTOR



X





||



**Hyper scaling on Intel 14 nm and 10 nm provides lower CPT**





# TRANSISTOR PERFORMANCE AND POWER





**Scaled transistors continue to provide improved performance and lower power**

# TECHNOLOGY ENHANCEMENTS



**14 nm enhancements improve performance and extend technology life**

# TECHNOLOGY ENHANCEMENTS




**10 nm enhancements improve performance and extend technology life**

# DERIVATIVE TECHNOLOGIES

	<u>CPU</u>	<u>SoC</u>
High Perf Transistors	Yes	Yes
Low Leakage Transistors	-	Yes
Analog/RF Transistors	-	Yes
HV I/O Transistors	-	Yes
High-Q Inductors	-	Yes
Precision Resistors	Yes	Yes
MIMCAP	Yes	Yes

Device Options



Low Cost


Dense

High Perf

Interconnect Stack Options

**Multiple derivative options offered for each technology generation**


# 14 NM PRODUCTS




Client




Mobile




Mobile




Client



Server



Server




FPGA


**Wide range of 14 nm products in volume production on various derivative technologies**




# HETEROGENEOUS INTEGRATION OPTIONS



Poor density of die-package connections  
Poor density of die-die interconnects




Good density of die-interposer connections  
Good density of die-die interconnects  
Higher cost of large interposer + thru-silicon vias



Good density of die-bridge connections  
Good density of die-die interconnects  
Low cost of small silicon bridges

**EMIB technology provides high density, high bandwidth die-die interconnects**


# EMBEDDED MULTI-DIE INTERCONNECT BRIDGE






**EMIB technology provides high density, high bandwidth die-die interconnects**




# EMBEDDED MULTI-DIE INTERCONNECT BRIDGE



# EMBEDDED MULTI-DIE INTERCONNECT BRIDGE



# HETEROGENEOUS INTEGRATION



**EMIB enables dense and cost effective in-package heterogeneous integration**

# KEY MESSAGES

- Intel leads the industry in introducing innovations that enable scaling
- Hyper scaling on Intel 14 nm and 10 nm provides better-than-normal scaling while continuing to reduce cost per transistor
- Intel's 14 nm technology has ~3 year lead over other "10 nm" technologies with similar logic transistor density
- Intel's 10 nm technology provides industry-leading logic transistor density using a quantitative density metric
- Enhanced versions of 14 nm and 10 nm provide improved performance and extend the life of these technologies

**Moore's Law is alive and well at Intel**



# LEADING AT THE EDGE

TECHNOLOGY AND MANUFACTURING DAY